Your data. Your choice.

If you select «Essential cookies only», we’ll use cookies and similar technologies to collect information about your device and how you use our website. We need this information to allow you to log in securely and use basic functions such as the shopping cart.

By accepting all cookies, you’re allowing us to use this data to show you personalised offers, improve our website, and display targeted adverts on our website and on other websites or apps. Some data may also be shared with third parties and advertising partners as part of this process.

Background information

How important are the memory timings?

Kevin Hofer
29.1.2020
Translation: machine translated

When buying RAM, the first thing that catches the eye is the clock frequency. However, the performance of RAM is just as dependent on memory timings.

Lewis Hamilton leads the way at the Abu Dhabi Grand Prix. After going round in circles 55 times, he wins the race in the United Arab Emirates. His team-mate Valtteri Bottas, who is in the identical race car, crosses the finish line just under 45 seconds behind him.

From the timed Hertz

CAS Latency (CL)

The time it takes a memory module to provide data on request from the RAM controller. CAS Latency is the best known memory timing. CL Timing is an exact number. In the case of the other primary timings, the number indicates the minimum time required. However, a transfer can also be longer. CAS Latency is associated with performance. However, a lower CAS latency does not necessarily mean less latency. Newer memory types have a higher CAS latency.

The fact that newer RAM nevertheless has a lower actual latency is due to the fact that the transfer time is lower. In combination with the formula CL*(1/(Specified clock/2)), DDR4 RAM with 2666 MT/s and a CAS latency of 18 therefore still has a shorter actual latency (13.5 nanoseconds) than DDR4 RAM with 1866 MT/s and a CAS latency of 13 (13.93 nanoseconds).

Row Column Delay (tRCD)

tRCD is the minimum number of clock cycles required to open a row of memory and access the columns in the row. The time to read the first bit of memory of a DRAM without the memory row being active is tRCD+CL.

Row precharge time (tRP)

tRP is the minimum number of clock cycles that memory requires to make a new memory row available for data utilisation. The time to read the first bit of memory from RAM with the wrong row open is tRP+tRCD+CL. If the wrong row is open, it must first be closed (precharged)

Row Active Time (tRAS)

tRAS is the minimum number of clock cycles required to activate a row and ensure that the data is accessible

Are memory timings really important

XMP and the rest is best left to the pros

Hamilton and Bottas are professionals. The differences in their driving skills - despite Hamilton's six world championship titles and Bottas' one runner-up title - are small, but they still make a difference. For extreme overclockers, it also makes a difference whether they have selected stable memory timings. For average users or gamers, it is perfectly sufficient to set the correct XMP in the bios.

77 people like this article


User Avatar
User Avatar

From big data to big brother, Cyborgs to Sci-Fi. All aspects of technology and society fascinate me.


Background information

Interesting facts about products, behind-the-scenes looks at manufacturers and deep-dives on interesting people.

Show all

These articles might also interest you

  • Background information

    I can only dream of 25 per cent more performance: memory timings tried out

    by Kevin Hofer

  • Background information

    Memory timings tested, part 2: Up to 13 per cent more performance

    by Kevin Hofer

  • Background information

    How the NUC 11 Pro restored my faith

    by Kevin Hofer